Answer the following statements true (T) or false (F)
1. The organizational changes in processor design have primarily been focused on increasing instruction-level parallelism so that more work could be done in each clock cycle.
2. With superscalar organization increased performance can be achieved by increasing the number of parallel pipelines.
3. The increasingly difficult engineering challenge related to processor logic is one of the reasons that an increasing fraction of the processor chip is devoted to the simpler memory logic.
4. The demand on power requirements has not grown as chip density and clock frequency have risen.
5. As chip transistor density has increased, the percentage of chip area devoted to memory has decreased.
1. True
2. True
3. True
4. False
5. False
You might also like to view...
How is supervisory signaling information transferred in common channel signaling (CCS)?
a. Bit robbing. b. Bit stuffing. c. Frame correction. d. Separate network channel.
The first element in every array is the __________ element.
a) null b) 1 c) 0 d) empty