Which of the following chipsets is responsible for controlling the data flow between a PATA optical drive and the processor?
A. Northbridge
B. BIOS
C. Southbridge
D. DMA controller
Answer: C. Southbridge
Computer Science & Information Technology
You might also like to view...
When you turn on ____, it stays on for all macros until you turn it off.
A. switching B. single stepping C. event recognition D. messaging
Computer Science & Information Technology
Item 3 in the accompanying figure is called the gradient list arrow.
Answer the following statement true (T) or false (F)
Computer Science & Information Technology